From Wikipedia, the free encyclopedia
Content deleted Content added
|
 |
|||
| Line 28: | Line 28: | ||
|
|- |
|- |
||
|
! Ryzen 5 |
! Ryzen 5 |
||
|
! style=”text-align:left;” data-sort-value=”sku2″ | [https://www.amd.com/en/products/processors/laptop/ryzen/10-series/amd-ryzen-5-40.html 40] |
! style=”text-align:left;” data-sort-value=”sku2″ | [https://www.amd.com/en/products/processors/laptop/ryzen/10-series/amd-ryzen-5-40.html 40] |
||
|
| rowspan=”2″ | 4 (8) |
| rowspan=”2″ | 4 (8) |
||
|
| 2.8 |
| 2.8 |
||
| Line 41: | Line 41: | ||
|
|- |
|- |
||
|
! Ryzen 3 |
! Ryzen 3 |
||
|
! style=”text-align:left;” data-sort-value=”sku1″ | [https://www.amd.com/en/products/processors/laptop/ryzen/10-series/amd-ryzen-3-30.html 30] |
! style=”text-align:left;” data-sort-value=”sku1″ | [https://www.amd.com/en/products/processors/laptop/ryzen/10-series/amd-ryzen-3-30.html 30] |
||
|
| 2.4 |
| 2.4 |
||
|
| 4.1 |
| 4.1 |
||
| Line 51: | Line 51: | ||
|
{{Consensus|Common place to discuss layout and style of the AMD APU tables at: [[Talk:List of AMD accelerated processing units]]}} |
{{Consensus|Common place to discuss layout and style of the AMD APU tables at: [[Talk:List of AMD accelerated processing units]]}} |
||
|
{{Vedit notice}} |
{{Vedit notice}} |
||
|
{{template reference list}} |
{{template reference list}} |
||
|
[[Category:Computer hardware templates]] |
[[Category:Computer hardware templates]] |
||
|
[[Category:AMD products]] |
[[Category:AMD products]] |
||
Latest revision as of 19:47, 18 November 2025
Common features of Ryzen 10 notebook APUs:
- Socket: FT6
- All the CPUs support LPDDR5-5500 in dual-channel mode.
- L1 cache: 64Â KB (32Â KB data + 32Â KB instruction) per core.
- L2 cache: 512Â KB per core.
- All the CPUs support 4 PCIe 3.0 lanes.
- Native USB 4 (40Gbps) Ports: 0
- Native USB 3.2 Gen 2 (10Gbps) Ports: 1
- Includes integrated RDNA 2 GPU.
- Fabrication process: TSMC N6 FinFET.
References
These references will appear in the article, but this list appears only on this page.
The references of group “lower-roman”:
- ^ Core Complexes (CCX) × cores per CCX


